

# LC<sup>2</sup>MOS High Speed, $\mu$ P Compatible 8-Bit ADC with Track/Hold Function

AD7821

#### **FEATURES**

Fast Conversion Time: 660 ns Max
100 kHz Track-and-Hold Function
1 MHz Sample Rate
Unipolar and Bipolar Input Ranges
Ratiometric Reference Inputs
No External Clock
Extended Temperature Range Operation
Skinny 20-Lead DIPs, SOIC, and 20-Terminal
Surface-Mount Packages

#### **GENERAL DESCRIPTION**


The AD7821 is a high speed, 8-bit, sampling, analog-to-digital converter that offers improved performance over the popular AD7820. It offers a conversion time of 660 ns (versus 1.36  $\mu s$  for the AD7820) and 100 kHz signal bandwidth (versus 6.4 kHz). The sampling instant is better defined and occurs on the falling edge of  $\overline{WR}$  or  $\overline{RD}$ . The provision of a  $V_{SS}$  pin (Pin 19) allows the part to operate from  $\pm 5$  V supplies and to digitize bipolar input signals. Alternatively, for unipolar inputs, the  $V_{SS}$  pin can be grounded and the AD7821 will operate from a single +5 V supply, like the AD7820.

The AD7821 has a built-in track-and-hold function capable of digitizing full-scale signals up to 100 kHz max. It also uses a half-flash conversion technique that eliminates the need to generate a CLK signal for the ADC.

The AD7821 is designed with standard microprocessor control signals ( $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RDY,  $\overline{\text{INT}}$ ) and latched, three-state data outputs capable of interfacing to high speed data buses. An overflow output ( $\overline{\text{OFL}}$ ) is also provided for cascading devices to achieve higher resolution.

The AD7821 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process combining precision bipolar circuits with low power CMOS logic. The part features a low power dissipation of 50 mW.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

1. Fast Conversion Time

The half-flash conversion technique, coupled with fabrication on Analog Devices' LC<sup>2</sup>MOS process, enables a very fast conversion time. The conversion time for the WR-RD mode is 660 ns, with 700 ns for the RD mode.

2. Built-In Track-and-Hold

This allows input signals with slew rates up to  $1.6~V/\mu s$  to be converted to 8 bits without an external track-and-hold. This corresponds to a 5 V peak-to-peak, 100~kHz sine wave signal.

3. Total Unadjusted Error

The AD7821 features an excellent total unadjusted error figure of less than  $\pm 1$  LSB over the full operating temperature range.

4. Unipolar/Bipolar Input Ranges

The AD7821 is specified for single-supply ( $\pm 5$  V) operation with a unipolar full-scale range of 0 to  $\pm 5$  V, and for dual-supply ( $\pm 5$  V) operation with a bipolar input range of  $\pm 2.5$  V. Typical performance characteristics are given for other input ranges.

Dynamic Specifications for DSP Users
 In addition to the traditional ADC specifications, the
 AD7821 is specified for ac parameters, including signal-to noise ratio, distortion, and slew rate.

## $\begin{array}{l} \textbf{AD7821-SPECIFICATIONS} \quad \textbf{V}_{\text{DD}} = +5 \text{ V} \pm 5\%, \text{ GND} = 0 \text{ V}. \text{ Unipolar Input Range: } \textbf{V}_{\text{SS}} = \text{GND}, \textbf{V}_{\text{REF}}(+) = 5 \text{ V}, \\ \textbf{V}_{\text{REF}}(-) = \text{GND}. \text{ Bipolar Input Range: } \textbf{V}_{\text{SS}} = -5 \text{ V} \pm 5\%, \textbf{V}_{\text{REF}}(+) = 2.5 \text{ V}, \\ \textbf{V}_{\text{REF}}(-) = -2.5 \text{ V}. \text{ These test conditions apply unless otherwise stated. All specifications } \textbf{T}_{\text{MIN}} \text{ to } \textbf{T}_{\text{MAX}} \text{ unless otherwise noted. Specifications} \\ \textbf{Specifications} = -2.5 \text{ V}. \text{ These test conditions apply unless otherwise stated.} \end{array}$

apply for RD Mode (Pin 7 = 0 V).

Parameter	K Version <sup>1</sup>	B, T Versions	Unit	Comments
UNIPOLAR INPUT RANGE				
Resolution <sup>2</sup>	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	±1	±1	LSB max	
Minimum Resolution for which				
No Missing Codes are Guaranteed	8	8	Bits	
BIPOLAR INPUT RANGE				
Resolution <sup>2</sup>	8	8	Bits	
Zero Code Error	±1	±1	LSB max	
Full Scale Error	±1	±1	LSB max	
Signal-to-Noise Ratio (SNR) <sup>3</sup>	45	45	dB min	$V_{IN}$ = 99.85 kHz Full-Scale Sine Wave with $f_{SAMPLING}$ = 500 kHz
Total Harmonic Distortion (THD) <sup>3</sup>	-50	-50	dB max	$V_{IN}$ = 99.85 kHz Full-Scale Sine Wave with $f_{SAMPLING}$ = 500 kHz
Peak Harmonic or Spurious Noise <sup>3</sup>	-50	-50	dB max	$V_{IN}$ = 99.85 kHz Full-Scale Sine Wave with $f_{SAMPLING}$ = 500 kHz
Intermodulation Distortion (IMD) <sup>3</sup>				fa (84.72 kHz) and fb (94.97 kHz) Full-Scale Sine Waves
,				with $f_{SAMPLING} = 500 \text{ kHz}$
	-50	-50	dB max	Second Order Terms
	-50	-50	dB max	Third Order Terms
Slew Rate, Tracking <sup>3</sup>	1.6	1.6	V/µs max	Time of the Terms
one writing reading	2.36	2.36	V/µs typ	
DEFENENCE DIDITE	2.30	2.30	T po typ	
REFERENCE INPUT	1.0/4.0	1.0/4.0	10 : 40	
Input Resistance	1.0/4.0	1.0/4.0	kΩ min/kΩ max	
V <sub>REF</sub> (+) Input Voltage Range	$V_{REF}(-)/V_{DD}$	V <sub>REF</sub> (-)/V <sub>DD</sub>	V min/V max	
V <sub>REF</sub> (-) Input Voltage Range	$V_{SS}/V_{REF}(+)$	$V_{SS}/V_{REF}(+)$	V min/V max	
ANALOG INPUT				
Input Voltage Range	$V_{REF}(-)/V_{REF}(+)$	$V_{REF}(-)/V_{REF}(+)$	V min/ max	
Input Leakage Current	±3	±3	μA max	$-5 \text{ V} \leq \text{V}_{\text{IN}} \leq +5 \text{ V}$
Input Capacitance	55	55	pF typ	
LOGIC INPUTS				
$\overline{\text{CS}}, \overline{\text{WR}}, \overline{\text{RD}}$				
$V_{INH}$	2.4	2.4	V min	
V <sub>INL</sub>	0.8	0.8	V max	
$I_{INH}$ ( $\overline{\overline{CS}}$ , $\overline{RD}$ )	1	1	μA max	
$I_{INH}$ ( $\overline{WR}$ )	3	3	μA max	
$I_{INL}$	-1	-1	μA max	
Input Capacitance <sup>4</sup>	8	8	pF max	Typically 5 pF
MODE				
$V_{INH}$	3.5	3.5	V min	
$V_{INL}$	1.5	1.5	V max	
$ m I_{INH}$	200	200	μA max	50 μA typ
$I_{ m INL}$	-1	-1	μA max	
Input Capacitance <sup>4</sup>	8	8	pF max	Typically 5 pF
LOGIC OUTPUTS DB0-DB7, OFL, INT				
	4.0	4.0	V min	Ι = 360 μΔ
V <sub>OH</sub>	4.0			I <sub>SOURCE</sub> = 360 µA I <sub>SINK</sub> = 1.6 mA
V <sub>OL</sub>	0.4	0.4	V max	
I <sub>OUT</sub> (DB0–DB7)	±3 8	±3	μA max	Floating State Leakage
Output Capacitance <sup>4</sup> (DB0–DB7)	0	8	pF max	Typically 5 pF
RDY	0.4	0.4	V max	I - 2.6 mA
$V_{OL}$	0.4			I <sub>SINK</sub> = 2.6 mA Floating State Leakage
I <sub>OUT</sub> Output Capacitance <sup>4</sup>	±3 8	±3 8	μA max pF max	Typically 5 pF
	0	0	br. may	Typically 5 pt.
POWER SUPPLY				
$I_{DD}^{5}$	20	20	mA max	$\overline{CS} = \overline{RD} = 0 \text{ V}$
$I_{SS}$	100	100	μA max	$\overline{\text{CS}} = \overline{\text{RD}} = 0 \text{ V}$
Power Dissipation	50	50	mW typ	
Power Supply Sensitivity	±1/4	±1/4	LSB max	$\pm 1/16$ LSB typ, $V_{DD} = 4.75$ V to 5.25 V, $(V_{REF}(+) = 4.75$ V max for Unipolar Mode)

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>Temperature Ranges are as follows: K Version = -40°C to +85°C; B Version = -40°C to +85°C; T Version = -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>1 LSB = 19.53 mV for both the unipolar (0 V to +5 V) and bipolar (-2.5 V to +2.5 V) input ranges.

<sup>&</sup>lt;sup>3</sup>See Terminology. <sup>4</sup>Sample tested at +25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup>See Typical Performance Characteristics.


## TIMING CHARACTERISTICS $^1$ (V<sub>DD</sub> = +5 V $\pm$ 5%, V<sub>SS</sub> = 0 V or -5 V $\pm$ 5%; Unipolar or Bipolar Input Range)

Parameter	Limit at +25°C (All Versions)	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (K, B Versions)	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (T Version)	Unit	Conditions/Comments
t <sub>CSS</sub>	0	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}/\overline{\text{WR}}$ Setup Time
t <sub>CSH</sub>	0	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}/\overline{\text{WR}}$ Hold Time
$t_{\rm RDY}^{2}$	70	85	100	ns max	CS to RDY Delay. Pull-Up Resistor 5 kΩ
$t_{CRD}$	700	875	975	ns max	Conversion Time (RD Mode)
t <sub>ACC0</sub> 3					Data Access Time (RD Mode)
	t <sub>CRD</sub> + 25	t <sub>CRD</sub> + 30	t <sub>CRD</sub> + 35	ns max	$C_L = 20 \text{ pF}$
2	t <sub>CRD</sub> + 50	t <sub>CRD</sub> + 65	t <sub>CRD</sub> + 75	ns max	$\underline{C_L} = 1\underline{00} \ \underline{p} F$
$t_{INTH}^2$	50	_	_	ns typ	RD to INT Delay (RD Mode)
	80	85	90	ns max	
$t_{DH}^4$	15	15	15	ns min	Data Hold Time
	60	70	80	ns max	
$t_{\rm P}$	350	425	500	ns min	Delay Time Between Conversions
$t_{WR}$	250	325	400	ns min	Write Pulsewidth
	10	10	10	μs max	
$t_{RD}$	250	350	450	ns min	Delay Time between $\overline{WR}$ and $\overline{RD}$ Pulses
t <sub>READ1</sub>	160	205	240	ns min	RD Pulsewidth (WR-RD Mode, see Figure 12b)
					Determined by t <sub>ACC1</sub>
t <sub>ACC1</sub> <sup>3</sup>					Data Access Time (WR-RD Mode, see Figure 12b)
11001	160	205	240	ns max	$C_{L} = 20 \text{ pF}$
	185	235	275	ns max	$C_L = 100 \text{ pF}$
t <sub>RI</sub>	150	185	220	ns max	$\overline{RD}$ to $\overline{INT}$ Delay
t <sub>INTL</sub> <sup>2</sup>	380	_		ns typ	WR to INT Delay
INIL	500	610	700	ns max	
$t_{READ2}$	65	75	85	ns min	RD Pulsewidth (WR-RD Mode, see Figure 12a)
-KEAD2					Determined by t <sub>ACC2</sub>
					Data Access Time (WR-RD Mode, see Figure 12a)
$t_{ACC2}^{3}$	65	75	85	ns max	$C_L = 20 \text{ pF}$
-ncc2	90	110	130	ns max	$C_L = 100 \text{ pF}$
tiliwip <sup>2</sup>	80	100	120	ns max	$\frac{GL}{WR}$ to $\frac{FL}{INT}$ Delay (Stand-Alone Operation)
$t_{\text{IHWR}}^2$ $t_{\text{ID}}^3$			120	110 111021	Data Access Time after INT
יווי					(Stand-Alone Operation)
	30	35	40	ns max	$C_{L} = 20 \text{ pF}$
	45	60	70		$C_L = 20 \text{ pF}$ $C_L = 100 \text{ pF}$
	47	00	10	ns max	CL - 100 hr.

#### NOTES

Specifications subject to change without notice.


## **Test Circuits**



а. High Z to V<sub>OH</sub>

b. High Z to Vol

Figure 1. Load Circuits for Data Access Time Test



a.  $V_{OH}$  to High Z

b.  $V_{OL}$  to High Z

Figure 2. Load Circuits for Data Hold Time Test

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error (LSB)	Package Option <sup>2</sup>
AD7821KN	−40°C to +85°C	±1 max	N-20
AD7821KP	−40°C to +85°C	±1 max	P-20A
AD7821KR	-40°C to +85°C	±1 max	RW-20
AD7821BQ	−40°C to +85°C	±1 max	Q-20
AD7821TQ	−55°C to +125°C	±1 max	Q-20
AD7821TE	−55°C to +125°C	±1 max	E-20A

#### NOTES

<sup>&</sup>lt;sup>1</sup>Sample tested at  $+25^{\circ}$ C to ensure compliance. All input control signals are specified with  $t_{RISE} = t_{FALL} = 5$  ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

 $<sup>{}^{2}</sup>C_{L} = 50 \text{ pF}.$ 

<sup>&</sup>lt;sup>3</sup>Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

<sup>&</sup>lt;sup>4</sup>Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.


<sup>&</sup>lt;sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

ABSOLUTE MAXIMUM RATINGS* V <sub>DD</sub> to GND0.3 V, + 7 V	Industrial (B Version)
V <sub>SS</sub> to GND	Storage Temperature Range65°C to +150°C
Digital Input Voltage to GND	Lead Temperature (Soldering, 10 sec)+300°C
(Pins 6–8, 13)0.3 V, V <sub>DD</sub> + 0.3 V	Power Dissipation (Any Package) to +75°C 450 mW
Digital Output Voltage to GND	Derates above +75°C by 6 mW/°C
(Pins 2–5, 9, 14–18)0.3 V, $V_{DD}$ + 0.3 V	*Stresses above those listed under "Absolute Maximum Ratings" may cause
$V_{REF}(+)$ to GND $V_{SS}$ – 0.3 V, $V_{DD}$ + 0.3 V	permanent damage to the device. This is a stress rating only and functional
$V_{REF}(-)$ to GND $V_{SS}$ – 0.3 V, $V_{DD}$ + 0.3 V	operation of the device at these or any other conditions above those indicated in the
$V_{IN}$ to GND $V_{SS}$ – 0.3 V, $V_{DD}$ + 0.3 V	operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Operating Temperature Range	maximum rating conditions for extended periods may affect device renability.
Commercial (K Version)40°C to +85°C	

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7821 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





#### PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Description
1	V <sub>IN</sub>	Analog Input: Range $V_{REF}(-) \le V_{IN} \le V_{REF}(+)$
2	DB0	Three-State Data Output (LSB)
3-5	DB1-DB3	Three-State Data Outputs
6	WR/RDY	WRITE control input/READY status output. See Digital Interface section.
7	MODE	Mode Selection Input. It determines whether the device operates in the WR-RD or RD mode. This input is internally pulled low through a 50 µA current source. See Digital Interface section.
8	RD	READ Input. READ must be low to access data from the part. See Digital Interface section.
9	ĪNT	INTERRUPT Output. INT going low indicates that the conversion is complete. INT returns high on the rising edge of $\overline{CS}$ or $\overline{RD}$ . See Digital Interface section.
10	GND	Ground
11	V <sub>REF</sub> (-)	Lower limit of reference span. Range: $V_{SS} \le V_{REF}(-) \le V_{REF}(+)$ .
12	V <sub>REF</sub> (+)	Upper limit of reference span. Range: $V_{REF}(-) < V_{REF}(+) \le V_{DD}$ .
13	CS	Chip Select Input. The device is selected when this input is low.
14-16	DB4-DB6	Three-State Data Outputs
17	DB7	Three-State Data Output (MSB)
18	ŌFL	Overflow Output. If the analog input is higher than $(V_{REF}(+) - 1/2 \text{ LSB})$ , $\overline{OFL}$ will be low at the end of conversion. It is a non-three-state output which can be used to cascade two or more devices to increase resolution.
19	V <sub>SS</sub>	Negative Supply Voltage  V <sub>SS</sub> = 0 V; Unipolar Operation  V <sub>SS</sub> = -5 V; Bipolar Operation
20	$V_{DD}$	Positive Supply Voltage, +5 V

#### **TERMINOLOGY**

#### LEAST SIGNIFICANT BIT (LSB)

An ADC with 8-bit resolution can resolve one part in  $2^8$  (1/256 of full scale). For the AD7821 operating in either the unipolar or bipolar input range with 5 V full scale, one LSB is 19.53 mV.

#### TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes relative accuracy, offset error, and full-scale error.

#### **SLEW RATE**

Slew rate is the maximum allowable rate of change of input signal such that the digital sample values are not in error.

#### TOTAL HARMONIC DISTORTION (THD)

Total harmonic distortion is the ratio of the square root of the sum of the squares of the rms value of the harmonics to the rms value of the fundamental. For the AD7821, total harmonic distortion is defined as

$$20 \log \left[ \frac{\sqrt{\left(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2\right)}}{V_1} \right] dB$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the individual harmonics.

#### INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of mfa+nfb, where m, n = 0, 1, 2, 3.... Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms include (fa + fb) and (fa – fb), and the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb). For the AD7821 intermodulation distortion is calculated separately for both the second and third order terms.

#### SIGNAL-TO-NOISE RATIO (SNR)

Signal-to-noise ratio is measured signal-to-noise at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals (excluding dc) up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process. The theoretical SNR for a sine wave input is given by:

$$SNR = (6.02N + 1.76) dB$$


where N is the number of bits in the ADC. Thus, for an ideal 8-bit ADC, SNR = 50 dB.

#### PEAK HARMONIC OR SPURIOUS NOISE


Peak harmonic or spurious noise is the rms value of the largest nonfundamental frequency (excluding dc) up to half the sampling frequency to the rms value of the fundamental.

REV. B –5–


## **AD7821—Typical Performance Characteristics**




TPC 1. Conversion Time (RD Mode) vs.Temperature




TPC 2. Power Supply Current vs. Temperature (Not Including Reference Ladder)




TPC 3. Accuracy vs. t<sub>WR</sub>




TPC 4. Accuracy vs. t<sub>RD</sub>




TPC 5. Accuracy vs. t<sub>P</sub>




TPC 6. Accuracy vs.  $V_{REF}$  [ $V_{REF} = V_{REF}(+) - V_{REF}(-)$ ]



TPC 7. Effective Number of Bits vs. Input Signal (±2.5 V) Frequency



 $TPC 8. t_{INTL}$ , Internal Time Delay vs. Temperature



TPC 9. Output Current vs. Temperature

#### CIRCUIT INFORMATION BASIC DESCRIPTION

The AD7821 uses a half flash conversion technique (see Functional Block Diagram), whereby two 4-bit flash ADCs are used to achieve an 8-bit result. Each 4-bit flash ADC contains 15 comparators, which compare an unknown input voltage to the reference ladder, to achieve a 4-bit result. The MS (most significant) flash ADC converts an unknown analog input voltage ( $V_{\rm IN}$ ) to provide the 4 MS data bits. An internal DAC, driven by the 4 MS data bits, then recreates an analog approximation of the input voltage. The DAC output voltage is subtracted from the analog input, and the difference is converted by the LS (least significant) ADC to provide the 4 LS data bits. The MS flash ADC also has one additional comparator to detect over-range on the analog input.

#### **OPERATING SEQUENCE**

The AD7821 has two operating modes. The RD mode allows a conversion to be started and data to be read with a single, extended, READ operation (i.e.,  $\overline{CS}$  and  $\overline{RD}$  are taken low). The conversion process is timed out by internal one-shots. The WR-RD mode uses  $\overline{WR}$  to start a conversion and  $\overline{RD}$  to read the data and allows the conversion timing to be externally controlled. The operating sequence for the WR-RD mode is shown in Figure 3.




Figure 3. Operating Sequence (WR-RD Mode)

A conversion is initiated and the analog input signal  $(V_{IN})$  sampled on the falling edge of  $\overline{WR}$  (falling edge of  $\overline{RD}$ , RD mode). A setup time (t<sub>P</sub>, delay time between conversions) of 350 ns is required prior to this falling edge. See the Digital Interface section for more details. When  $\overline{WR}$  is low, the internal MS (most significant) ADC compares the sampled analog input with the reference ladder to provide the 4 MS data bits. A minimum of 250 ns is required for this comparison. On the rising edge of WR, the MS data result is latched internally and the LS (least significant) conversion begins, to yield the 4 LS data bits. INT goes low typically 380 ns after the rising edge of  $\overline{WR}$ . This indicates the LS conversion is complete and that both the LS and MS data results are latched into the output buffer. RD going low then enables the output data. If a faster conversion time is required, the  $\overline{RD}$  line can be brought low 250 ns after  $\overline{WR}$  goes high. This latches both the LS and MS data bits and outputs the conversion result on DB0-DB7.

#### REFERENCE AND INPUT

The  $V_{REF}(-)$  and  $V_{REF}(+)$  reference inputs on the AD7821 are fully differential and define the zero and full-scale input range of the ADC. The transfer characteristic of the part is defined by the integer value of the following expression:

$$Data \;\; (LSBs) = 256 \left[ \frac{V_{IN} - V_{REF}(-)}{V_{REF}(+) - V_{REF}(-)} \right] + 0.5$$

As a result, the analog input  $(V_{\rm IN})$  of the device can easily be set up to provide both unipolar and bipolar operation. The data output code for unipolar and bipolar operation is Natural Binary and Offset Binary, respectively.

The span of the analog input voltage can easily be varied. By reducing the reference span,  $V_{REF}(+) - V_{REF}(-)$ , to less than 5 V, the sensitivity of the converter can be increased (i.e., if  $V_{REF} = 2$  V then 1 LSB = 7.8 mV). The reference flexibility also allows the input span for unipolar operation to be offset from zero ( $V_{REF}(-) > GND$ ). Additionally, the input/reference arrangement facilitates ratiometric operation.

Figures 4 and 5 show some configurations that are possible. For minimum noise, a 47  $\mu$ F capacitor in parallel with a 0.1  $\mu$ F capacitor should be connected between the reference inputs and GND.





Figure 4. Power Supply as Reference; Unipolar Operation (0 to + 5 V)



\*ADDITIONAL CIRCUITRY OMITTED FOR CLARITY.

Figure 5. External Reference; Bipolar Operation (–2.5 V to +2.5 V)

#### INPUT CURRENT

The analog input of the AD7821 behaves somewhat differently than conventional ADCs. This is due to the ADC's sampled data comparators, which take varying amounts of input current depending on the cycle of the converter.

The equivalent input circuit of the AD7821 is shown in Figure 6. When a conversion ends (e.g., falling edge of  $\overline{INT}$ , WR-RD mode,  $t_{RD} > t_{INTL}$ ) all the input switches are closed and  $V_{IN}$  is connected to the comparators of the internal LS and MS ADCs. Therefore,  $V_{IN}$  is simultaneously connected to 31 input capacitors of 1 pF each.

REV. B -7-




Figure 6. AD7821 Equivalent Input Circuit

The input capacitors must charge to the input voltage through the on resistance of the analog switches (about  $2 \text{ k}\Omega$  to  $5 \text{ k}\Omega$ ). In addition, about 12 pF of input stray capacitance must be charged.

The analog input can be modeled as an equivalent RC network as shown in Figure 7. As R<sub>S</sub> (source impedance) increases, the input capacitance takes longer to charge.

The comparators track the analog input between conversions. A minimum delay time ( $t_P$ ) of 350 ns is required between conversions to allow for voltage source settling and comparator tracking time. This allows input time constants of 50 ns without settling time problems. Typical total input capacitance values of 55 pF allow  $R_S$  to be 0.9  $k\Omega$  without lengthening  $t_P$  to give  $V_{\rm IN}$  more time to settle.




Figure 7. RC Network Model

#### **INPUT TRANSIENTS**

Transients on the analog input signal caused by charging current flowing into  $V_{\rm IN}$  will not normally degrade the ADC's performance. In effect, the AD7821 does not "look" at the input when these transients occur. The comparators' inputs track  $V_{\rm IN}$  and are not sampled until the falling edge of  $\overline{WR}$  (WR-RD Mode) or  $\overline{RD}$  (RD Mode), so at least 350 ns ( $t_{P}$ ) is provided to charge the ADC's input capacitance. It is, therefore, not necessary to filter out these transients with an external capacitor at the  $V_{\rm IN}$  terminal.

#### INHERENT TRACK-AND-HOLD

A major benefit of the AD7821's input structure is its ability to measure a variety of high speed signals without the help of an external track-and-hold. Any ADC which does not have a built-in track-and-hold, regardless of its speed, requires the analog input to remain stable to at least 1/2 LSB for the duration of the conversion to maintain full accuracy. This requires the use of a track-and-hold whenever the input is a high-speed signal. The AD7821's sampled-data comparators, by nature of their input switching, inherently accomplish this track-and-hold function. Although the conversion time for the AD7821 is 660 ns (WR-RD mode,  $t_{\rm WR}+t_{\rm RD}+t_{\rm ACC1}$ ), the time for which  $V_{\rm IN}$  must be stable to 1/2 LSB is much smaller. The AD7821 tracks  $V_{\rm IN}$  between conversions only, and its value on the falling edge of  $\overline{\rm WR}$  or  $\overline{\rm RD}$  in the WR-RD or RD modes, respectively, is the measured value.

#### SINUSOIDAL INPUTS

The bandwidth of the built-in track-and-hold is 100 kHz max (150 kHz typ, 5 V p-p). This is limited by the analog bandwidth of the comparators and timing skew between the comparator switches. This means that the analog input frequency can be up to 100 kHz without the aid of an external track-and-hold. The Nyquist criterion requires that the sampling rate be at least twice the input frequency (i.e.,  $\geq 2 \times 100$  kHz). This requires an ideal antialiasing filter with an infinite roll-off. To ease the problem of antialiasing filter design, the sampling rate is usually set much greater than the Nyquist criterion. The maximum sampling rate ( $f_{MAX}$ ) for the AD7821 in the WR-RD mode, ( $t_{RD} < t_{INTL}$ ) can be calculated as follows:

$$\begin{split} f_{MAX} &= \frac{1}{t_{WR} + t_{RD} + t_{RI} + t_P} \\ f_{MAX} &= \frac{1}{\left(0.25 \times 10^{-6}\right) + \left(0.25 \times 10^{-6}\right) + \left(0.15 \times 10^{-6}\right) + \left(0.35 \times 10^{-6}\right)} \\ t_{WR} &= Write \ Pulsewidth \\ t_{RD} &= Delay \ Time \ between \ \overline{WR} \ and \ \overline{RD} \ Pulses \\ t_{RI} &= \overline{RD} \ to \ \overline{INT} \ Delay \\ t_P &= Delay \ Time \ between \ Conversions \end{split}$$

This permits a maximum sampling rate for the AD7821 of 1 MHz, which is much greater than the Nyquist criterion for sampling a 100 kHz analog input signal.

#### DIGITAL SIGNAL PROCESSING APPLICATIONS

In Digital Signal Processing (DSP) application areas such as voice recognition, echo cancellation, and adaptive filtering, the dynamic characteristics (Signal-to-Noise Ratio, Harmonic Distortion, Intermodulation Distortion) of an ADC are critical. Since the AD7821 is a very fast ADC with a built-in track-and-hold function, it is specified dynamically as well as with standard dc specifications (Total Unadjusted Error, and so on).

-8- REV. B

#### SIGNAL-TO-NOISE RATIO AND DISTORTION

The dynamic performance of the AD7821 is evaluated by applying a very low distortion sine wave signal to the analog input ( $V_{\rm IN}$ ) which is then sampled at a 512 kHz sampling rate. A Fast Fourier Transform (FFT) plot is then generated from which Signal-to-Noise Ratio (SNR) and harmonic distortion data are obtained.

Figure 8 shows a 2048 point FFT plot of the AD7821 with an input signal of 100.25 kHz. The SNR is 49.1 dB. It should be noted that the harmonics are taken into account when calculating the SNR. The theoretical relationship between SNR and resolution (N) is expressed by the following equation:

$$SNR = \left(6.02N + 1.76\right)dB\tag{1}$$




Figure 8. FFT Plot

#### **EFFECTIVE NUMBER OF BITS**

By working backwards from Equation (1) it is possible to get a measure of ADC performance expressed in effective number of bits (N). A plot of the effective number of bits versus input frequency is given in the Typical Performance Characteristics section. The effective number of bits typically falls between 7.7 and 7.9, corresponding to SNR figures of 48.1 dB and 49.7 dB.

#### INTERMODULATION DISTORTION

For intermodulation distortion (IMD), an FFT plot consisting of very low distortion sine waves at two frequencies is generated by sampling an analog input applied to the ADC. Figure 9 shows a 2048 point plot for IMD.




Figure 9. FFT Plot for IMD

#### HISTOGRAM PLOT

When a sine wave of specified frequency is applied to the  $V_{\rm IN}$  input of the AD7821 and several thousand samples are taken, it is

possible to plot a histogram showing the frequency of occurrence of each of the 256 ADC codes. A perfect ADC produces a probability density function described by the equation:

$$P(V) = \frac{1}{\pi (A^2 - V^2)^{1/2}}$$

where A is the peak amplitude of the sine wave and P(V) is the probability of occurrence at a voltage V.

If a particular step is wider than the ideal 1 LSB width, then the code associated with that step will accumulate more counts than for the code for an ideal step. Likewise, a step narrower than the ideal width will have fewer counts. Missing codes are easily seen because a missing code means zero counts for a particular code. The absence of large spikes in the plot indicates small differential nonlinearity.

Figure 10 shows a histogram plot for the AD7821, which corresponds very well with the ideal shape. The plot indicates very small differential nonlinearity and no missing codes for an input frequency of 100.25 kHz.




Figure 10. Histogram Plot

In digital signal processing applications, where the AD7821 is used to sample ac signals, it is essential that the signal sampling occurs at exactly equal intervals. This minimizes errors due to sampling uncertainty or jitter. A precise timer or clock source, to start the ADC conversion process, is the best method of generating equidistant sampling intervals.

The two modes of operation given in the data sheet are suitable for DSP applications because the sampling instant of the  $\overline{AD7821}$  is well defined.  $V_{IN}$  is sampled on the falling edge of  $\overline{WR}$  or  $\overline{RD}$  in the WR-RD or RD modes, respectively.

#### **DIGITAL INTERFACE**

The AD7821 has two basic interface modes which are determined by the status of the MODE pin. When this pin is low, the converter is in the RD mode, with this pin high, the AD7821 is set up for the WR-RD mode.

The RD mode is designed for microprocessors that can be driven into a WAIT state. A READ operation (i.e.,  $\overline{CS}$  and  $\overline{RD}$  are taken low) starts a conversion and data is read when the conversion is complete. The WR-RD mode does not require microprocessor WAIT states. A WRITE operation (i.e.,  $\overline{CS}$  and  $\overline{WR}$  are taken low) initiates a conversion, and a READ operation reads the result when the conversion is complete.

REV. B –9–

#### RD Mode (MODE = 0)

The timing diagram for the RD mode is shown in Figure 11. This mode is intended for use with microprocessors that have a WAIT state facility, whereby a READ instruction cycle can be extended to accommodate slow memory devices. A conversion is started by taking  $\overline{CS}$  and  $\overline{RD}$  low (READ operation). Both  $\overline{CS}$  and  $\overline{RD}$  are then kept low until output data appears.




Figure 11. RD Mode

In this mode, Pin 6 of the AD7821 is configured as a status output, RDY. This RDY output can be used to drive the processor READY or WAIT input. It is an open-drain output (no internal-pull-up device) which goes low after the falling edge of  $\overline{CS}$  and goes high impedance at the end of conversion. An  $\overline{INT}$  line is also provided which goes low when a conversion is complete.  $\overline{INT}$  returns high on the rising edge of  $\overline{CS}$  or  $\overline{RD}$ .

#### WR-RD Mode (MODE = 1)

In the WR-RD mode, Pin 6 is configured as a WRITE  $(\overline{WR})$  input for the AD7821. With  $\overline{CS}$  low, conversion is initiated on the falling edge of  $\overline{WR}$ . Two options exist for reading data from the converter.

In the first of these options the processor waits for the  $\overline{INT}$  status line to go low before reading the data (see Figure 12a).

 $\overline{\text{INT}}$  typically goes low within 380 ns after the rising edge of  $\overline{\text{WR}}$ . It indicates that conversion is complete and that the data result is in the output latch. With  $\overline{\text{CS}}$  low, the data outputs (DB0–DB7) are activated when  $\overline{\text{RD}}$  goes low.  $\overline{\text{INT}}$  is reset by the rising edge of  $\overline{\text{RD}}$  or  $\overline{\text{CS}}$ .




Figure 12a. WR-RD Mode ( $t_{RD} > t_{INTL}$ )

The alternative option can be used to shorten the conversion time. This is a method for bypassing the internal time-out circuit. The  $\overline{INT}$  line is ignored and  $\overline{RD}$  can be brought low 250 ns after the rising edge of  $\overline{WR}$ . In this case  $\overline{RD}$  going low transfers the data result into the output latch and activates the data output (DB0–DB7).  $\overline{INT}$  is driven low on the falling edge of  $\overline{RD}$  and is reset on the rising edge of  $\overline{RD}$  or  $\overline{CS}$ . The timing for this interface is shown in Figure 12b.




Figure 12b. WR-RD Mode ( $t_{RD} < t_{INTL}$ )

The AD7821 can also be used in standalone operation in the WR-RD mode.  $\overline{CS}$  and  $\overline{RD}$  are tied low, and a conversion is initiated by bringing  $\overline{WR}$  low. Output data is valid 530 ns ( $t_{INTL}+t_{ID}$ ) after the rising edge of  $\overline{WR}$ . The timing diagram for this mode is shown in Figure 13.




Figure 13. WR-RD Mode Stand-Alone Operation,  $\overline{\text{CS}} = \overline{\text{RD}} = 0$ 

#### MICROPROCESSOR INTERFACING

The AD7821 is designed for easy interfacing to microprocessors as a memory mapped peripheral or an I/O device. This reduces to a minimum the amount of external logic required for interfacing.

#### AD7821 - 68008 INTERFACE

Figure 14 shows an AD7821 interface to the 68008 microprocessor. The ADC is configured for the RD interface mode. This means that one read instruction starts a conversion and reads the result when the conversion is completed. The read cycle is stretched out over the entire conversion period by taking the  $\overline{\rm INT}$  line back to the  $\overline{\rm DTACK}$  input of the 68008. Starting a conversion and reading the relevant data consists of a <MOVE B Dn, addr> instruction, where addr is the decoded ADC address and Dn is the data register into which the result is placed.




Figure 14. AD7821 to 68008 Interface

#### **AD7821 - 8088 INTERFACE**

A typical interface to the 8088 is shown in Figure 15. The AD7821 is configured for the  $\overline{\text{RD}}$  interface mode. One read instruction starts a conversion and reads the result. The read cycle is stretched out over the entire conversion period by taking the RDY line back to the READY input of the 8088. Starting a conversion and reading the result consists of a <MOV AX, (addr)> instruction, where addr is the decoded ADC address and AX is the 8088 data register into which the conversion result is placed.




Figure 15. AD7821 to 8088 Interface

#### AD7821 - TMS32010 INTERFACE

A typical interface to the TMS32010 is shown in Figure 16. The AD7821 is mapped at a port address and the interface is designed for the maximum TMS32010 clock frequency of 20 MHz. In this case, the AD7821 is configured in the WR-RD interface mode. This means that a write instruction starts a conversion and a read instruction reads the result when the conversion is completed. A precise timer or clock source is used to start a conversion in applications requiring equidistant sampling intervals. The scheme used, whereby the AD7821 generates an interrupt to the TMS32010, is limited in that it does not allow the AD7821 to be sampled at its maximum rate. This is because the time between samples has to be long enough to allow the TMS32010 to service its interrupt and read data from the AD7821. Constant interruption of the TMS32010 by the AD7821, every time the ADC completes a conversion, is not a very efficient use of the processor time. To overcome these problems, some buffer memory or FIFO could be placed between the AD7821 and the TMS32010. The  $\overline{\text{INT}}$  line of the AD7821 could be used to trigger a pulse which drives its  $\overline{CS}$  and  $\overline{RD}$  lines and places the AD7821 data into a FIFO or buffer memory. The microprocessor can then read a batch of data from the FIFO or buffer memory at some convenient time. Reading data from the AD7821, after an INT has been received, consists of a <IN A, PA> instruction (PA is the decoded ADC address).




Figure 16. AD7821 to TMS32010 Interface

#### **AD7821 - 8051 INTERFACE**

Figure 17 shows the AD7821 interface to the 8051 microcomputer. The AD7821 is configured in the WR-RD interface mode and is connected to the 8051 ports. The processor starts conversion and then polls  $\overline{\text{INT}}$ , until it goes low, before reading the conversion result. Data is read from the AD7821 by using the <MOV A, 90H> instruction (90H is the address for Port 1).




Figure 17. AD7821 to 8051 Interface


REV. B –11–

#### **APPLYING THE AD7821**

The AD7821 is specified for a unipolar input range of 0 V to +5 V and a bipolar input range of –2.5 V to +2.5 V. The  $V_{REF}(-)$  and  $V_{REF}(+)$  voltages required for these input ranges are outlined below. See the Typical Performance Characteristics section for operation with unspecified input voltage ranges.

#### UNIPOLAR OPERATION

Figure 18 gives the configuration and reference voltages required for 0 V to +5 V operation. The nominal transfer characteristic for this input range is shown in Figure 19. The output code is Natural Binary with 1 LSB = (5/256) V = 19.5 mV.



$V_{H\in H} \in J$	V <sub>REF</sub> (-)	V <sub>NS</sub>	V <sub>EN</sub>	RANGE
+ 5 V	GND	GND	UNIPOLAR	0 to +5V
+ 2 5V	- 2.5V	- 5V	BIPOLAR	- 2 5V to + 2.5V

Figure 18. Unipolar/Bipolar Operation




Figure 19. Nominal Transfer Characteristic for Unipolar (0 V to +5 V) Operation

#### **BIPOLAR OPERATION**

Figure 18 gives the configuration and reference voltages required for -2.5 V to +2.5 V operation. The nominal transfer characteristic for this input range is shown in Figure 20. The output code is Offset Binary with 1 LSB = ([+2.5 - (-2.5)]/256) V = 19.5 mV.




Figure 20. Nominal Transfer Characteristic for Bipolar (-2.5 V to +2.5 V) Operation

#### 16-CHANNEL TELECOM A/D CONVERTER

The fast sampling rate (1 MHz) and bipolar operation of the AD7821 makes it useful in telecom applications for sampling a number of input channels using a multiplexer. Figure 21 shows a circuit for such an application.

The maximum signal frequency required for acceptable quality in telecom applications is 3 kHz. The circuit given in Figure 21 permits each of the 16-input channels to be sampled at a rate of 16 kHz maximum. The sampling rate takes into account such multiplexer parameters as  $t_{\rm ON}$ , settling time, and so on. The circuit also eases the problem of the antialiasing filter design by sampling at a rate much greater than that required by the Nyquist criterion.

-12- REV. B




Figure 21. 16-Channel Telecom ADC System

#### **SIMULTANEOUS SAMPLING ADCs**

The AD7821's inherent track-and-hold and well defined sampling instant makes it useful in such applications as sonar, where a number of input channels are required to be sampled simultaneously. Figure 22 shows a circuit for such an application.




Figure 22. Simultaneous Sampling ADCs


The actual sampling instant at which  $V_{\rm IN}$  is measured occurs approximately 50 ns after the falling edge of  $\overline{WR}$  or  $\overline{RD}$  in the WR-RD or RD modes, respectively, due to internal logic delays. However, the internal logic delay and, therefore, the sampling instant can vary from device to device, but is typically within  $\pm 5$  ns. This means that a maximum common input sine wave of  $\pm 2.5$  V at 32 kHz, applied to any number of AD7821s in the circuit of Figure 22, will yield a maximum difference between the converter outputs of typically  $\pm 1/4$  LSB.

REV. B –13–

#### **OUTLINE DIMENSIONS**

#### 20-Lead Plastic Dual-in-Line Package [PDIP] (N-20)


Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-095-AE
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 20-Lead Ceramic DIP - Glass Hermetic Seal [CERDIP] (Q-20)


Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN


#### 20-Terminal Ceramic Leaded Chip Carrier [LCC] (E-20A)

Dimensions shown in millimeters and (inches)



#### 20-Lead Standard Small Outline Package [SOIC] Wide Body (RW-20)

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-013AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

-14- REV. B

#### **OUTLINE DIMENSIONS**

## 20-Lead Plastic Leaded Chip Carrier [PLCC] (P-20A)

Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-047AA
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## **Revision History**

Location	Page
10/02—Data Sheet changed from REV. A to REV. B.	
Update Format	Universal
Changes to FUNCTIONAL BLOCK DIAGRAM	1
Edit to SPECIFICATIONS	2
Change to TOTAL HARMONIC DISTORTION formula	5
Changes to INPUT CURRENT section	7
Change to Figure 7	8
Change to formula in SINUSOIDAL INPUTS section	8
OUTLINE DIMENSIONS updated	14

REV. B –15–